OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [common] - Rev 882

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
882 Routine for adjusting read and write delay for devices added. simons 8041d 13h /or1k/tags/nog_patch_47/or1ksim/cpu/common
877 ata beta release rherveille 8046d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/common
860 Added delayr and delayw variable initialization (default value 1) ivang 8086d 04h /or1k/tags/nog_patch_47/or1ksim/cpu/common
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8099d 16h /or1k/tags/nog_patch_47/or1ksim/cpu/common
819 Physical address bug fixed. simons 8127d 11h /or1k/tags/nog_patch_47/or1ksim/cpu/common
815 Elf support added. simons 8128d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/common
808 Elf support added. simons 8128d 16h /or1k/tags/nog_patch_47/or1ksim/cpu/common
807 sched files moved to support dir markom 8129d 18h /or1k/tags/nog_patch_47/or1ksim/cpu/common
728 tick timer works with scheduler markom 8163d 16h /or1k/tags/nog_patch_47/or1ksim/cpu/common
720 single floating point support added markom 8164d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/common
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8166d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/common
703 small optimizations to dissasemble markom 8171d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/common
702 Initial coding of ethernet simulator model finished. ivang 8171d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/common
694 immediate stats added markom 8178d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/common
692 stats data is now initialized; should fix some problems with caches, etc markom 8178d 19h /or1k/tags/nog_patch_47/or1ksim/cpu/common
638 TLBTR CI bit is now working properly. simons 8197d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/common
631 Real cache access is simulated now. simons 8200d 04h /or1k/tags/nog_patch_47/or1ksim/cpu/common
630 some bug fixes in store buffer analysis markom 8200d 13h /or1k/tags/nog_patch_47/or1ksim/cpu/common
629 typo fixed markom 8200d 16h /or1k/tags/nog_patch_47/or1ksim/cpu/common
626 store buffer added markom 8200d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/common

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.