OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [or1k/] [except.c] - Rev 599

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8210d 00h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
572 Some new bugs fixed. simons 8215d 01h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
556 support for SPR_SR_EP added; cpu.sr added to config markom 8219d 14h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8222d 08h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8241d 08h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
464 Some small bugs fixed. simons 8242d 00h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
458 Align, bus error and range exception fixed. simons 8243d 00h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
450 Exceptions are allways enabled. simons 8246d 12h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
437 When lsu instruction produce exception registers are preserved. simons 8248d 08h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8276d 11h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8288d 12h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
254 Made error report more verbose erez 8290d 08h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8297d 12h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
182 updated exception handling procedures chris 8345d 16h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8374d 08h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
152 Breakpoint exceptions from single step are not printed now. chris 8416d 15h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
139 Modifications for functional gdb chris 8418d 10h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8424d 12h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
128 Added code to check debug unit after an exception chris 8425d 11h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8431d 09h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/except.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.