OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [mmu.c] - Rev 480

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
480 RTL_SIM define added for shorter simulation runtime. simons 8225d 10h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
466 EEAR is used for determing ITLB miss and IPF page address. simons 8226d 02h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
457 Page size set to 8192. simons 8230d 05h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
448 Permission test added. simons 8231d 15h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
417 ITLB test tested on simulator. simons 8236d 00h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
415 DTLB test tested on simulator. simons 8237d 01h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
413 some section changes markom 8237d 11h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
412 *** empty log message *** simons 8237d 12h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c
410 MMU test added. simons 8238d 08h /or1k/tags/nog_patch_47/or1ksim/testbench/mmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.