OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [cpu/] [common/] [stats.c] - Rev 518

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
518 some more performance optimizations markom 8230d 18h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8246d 18h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8281d 21h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
306 corrected lots of bugs markom 8287d 23h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
264 updated cpu config section; added sim config section markom 8293d 19h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
263 configure for cpu; modified command line options markom 8293d 20h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8302d 22h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8379d 18h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8427d 00h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8462d 04h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
77 Regular update. lampret 8662d 01h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
65 Added DMMU stats. lampret 8681d 01h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
34 Started with SLP (not finished yet). lampret 8804d 09h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
30 Updated SPRs, exceptions. Added 16450 device. lampret 8808d 10h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
24 Static branch prediction added. lampret 8839d 05h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8903d 11h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9029d 05h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c
2 First import. cvs 9029d 05h /or1k/tags/nog_patch_49/or1ksim/cpu/common/stats.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.