OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cache/] [dcache_model.c] - Rev 992

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
992 A bug when cache enabled and bus error comes fixed. simons 7994d 08h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8036d 15h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
638 TLBTR CI bit is now working properly. simons 8195d 04h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
631 Real cache access is simulated now. simons 8198d 03h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8219d 12h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
428 cache configuration added markom 8247d 11h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8286d 15h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8372d 11h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8454d 20h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
54 Regular maintenance. lampret 8724d 18h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
26 Clean up. lampret 8831d 22h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c
5 Data and instruction cache simulation added. lampret 8896d 04h /or1k/tags/nog_patch_52/or1ksim/cache/dcache_model.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.