OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_57] - Rev 197

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
197 This is not used any more. simons 8375d 07h /or1k/tags/nog_patch_57
196 Configuration SPRs added. simons 8375d 08h /or1k/tags/nog_patch_57
195 New test added. simons 8375d 08h /or1k/tags/nog_patch_57
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8375d 16h /or1k/tags/nog_patch_57
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8375d 16h /or1k/tags/nog_patch_57
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8376d 01h /or1k/tags/nog_patch_57
191 Added UART jitter var to sim config chris 8376d 22h /or1k/tags/nog_patch_57
190 Added jitter initialization chris 8376d 22h /or1k/tags/nog_patch_57
189 fixed mode handling for tick facility chris 8376d 22h /or1k/tags/nog_patch_57
188 fixed PIC interrupt controller chris 8376d 22h /or1k/tags/nog_patch_57
187 minor change to clear pending exception chris 8376d 22h /or1k/tags/nog_patch_57
186 major change to UART structure chris 8376d 22h /or1k/tags/nog_patch_57
185 major change to UART code chris 8376d 22h /or1k/tags/nog_patch_57
184 modified decode for trace debugging chris 8376d 22h /or1k/tags/nog_patch_57
183 changed special case for PICSR chris 8376d 22h /or1k/tags/nog_patch_57
182 updated exception handling procedures chris 8376d 22h /or1k/tags/nog_patch_57
181 Added trace/stall commands chris 8376d 22h /or1k/tags/nog_patch_57
180 Updated debug. lampret 8377d 03h /or1k/tags/nog_patch_57
179 Sim run script lampret 8396d 20h /or1k/tags/nog_patch_57
178 Some test code lampret 8396d 20h /or1k/tags/nog_patch_57

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.