OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [toplevel.c] - Rev 234

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
234 When initializing memory, use set_mem8() instead of cur_area->writefunc() erez 8330d 19h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8331d 04h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
212 Added DMA erez 8351d 05h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8358d 07h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
181 Added trace/stall commands chris 8379d 09h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8400d 05h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8402d 09h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8408d 01h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
139 Modifications for functional gdb chris 8452d 03h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8455d 06h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
127 Added GDB debugging protocol. chris 8459d 04h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8465d 02h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8490d 10h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
92 Tick timer. lampret 8535d 17h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
86 Added dh command. lampret 8537d 02h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
78 (i/d)tlb_status lampret 8690d 08h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
69 Sim debug. lampret 8709d 08h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
54 Regular maintenance. lampret 8760d 08h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
46 Added srand(). lampret 8821d 04h /or1k/tags/nog_patch_61/or1ksim/toplevel.c
30 Updated SPRs, exceptions. Added 16450 device. lampret 8836d 17h /or1k/tags/nog_patch_61/or1ksim/toplevel.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.