OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61] - Rev 201

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8339d 09h /or1k/tags/nog_patch_61
200 Initial import simons 8342d 16h /or1k/tags/nog_patch_61
199 Initial import simons 8342d 17h /or1k/tags/nog_patch_61
198 Moved from testbench.old simons 8345d 04h /or1k/tags/nog_patch_61
197 This is not used any more. simons 8345d 04h /or1k/tags/nog_patch_61
196 Configuration SPRs added. simons 8345d 05h /or1k/tags/nog_patch_61
195 New test added. simons 8345d 05h /or1k/tags/nog_patch_61
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8345d 13h /or1k/tags/nog_patch_61
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8345d 13h /or1k/tags/nog_patch_61
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8345d 22h /or1k/tags/nog_patch_61
191 Added UART jitter var to sim config chris 8346d 18h /or1k/tags/nog_patch_61
190 Added jitter initialization chris 8346d 18h /or1k/tags/nog_patch_61
189 fixed mode handling for tick facility chris 8346d 18h /or1k/tags/nog_patch_61
188 fixed PIC interrupt controller chris 8346d 18h /or1k/tags/nog_patch_61
187 minor change to clear pending exception chris 8346d 18h /or1k/tags/nog_patch_61
186 major change to UART structure chris 8346d 18h /or1k/tags/nog_patch_61
185 major change to UART code chris 8346d 18h /or1k/tags/nog_patch_61
184 modified decode for trace debugging chris 8346d 18h /or1k/tags/nog_patch_61
183 changed special case for PICSR chris 8346d 18h /or1k/tags/nog_patch_61
182 updated exception handling procedures chris 8346d 19h /or1k/tags/nog_patch_61

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.