OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_65] - Rev 200

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
200 Initial import simons 8341d 21h /or1k/tags/nog_patch_65
199 Initial import simons 8341d 23h /or1k/tags/nog_patch_65
198 Moved from testbench.old simons 8344d 10h /or1k/tags/nog_patch_65
197 This is not used any more. simons 8344d 10h /or1k/tags/nog_patch_65
196 Configuration SPRs added. simons 8344d 10h /or1k/tags/nog_patch_65
195 New test added. simons 8344d 10h /or1k/tags/nog_patch_65
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.
chris 8344d 18h /or1k/tags/nog_patch_65
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8344d 18h /or1k/tags/nog_patch_65
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8345d 03h /or1k/tags/nog_patch_65
191 Added UART jitter var to sim config chris 8346d 00h /or1k/tags/nog_patch_65
190 Added jitter initialization chris 8346d 00h /or1k/tags/nog_patch_65
189 fixed mode handling for tick facility chris 8346d 00h /or1k/tags/nog_patch_65
188 fixed PIC interrupt controller chris 8346d 00h /or1k/tags/nog_patch_65
187 minor change to clear pending exception chris 8346d 00h /or1k/tags/nog_patch_65
186 major change to UART structure chris 8346d 00h /or1k/tags/nog_patch_65
185 major change to UART code chris 8346d 00h /or1k/tags/nog_patch_65
184 modified decode for trace debugging chris 8346d 00h /or1k/tags/nog_patch_65
183 changed special case for PICSR chris 8346d 00h /or1k/tags/nog_patch_65
182 updated exception handling procedures chris 8346d 00h /or1k/tags/nog_patch_65
181 Added trace/stall commands chris 8346d 00h /or1k/tags/nog_patch_65

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.