OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_68/] [or1ksim/] [cache/] [icache_model.c] - Rev 638

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 TLBTR CI bit is now working properly. simons 8221d 21h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
631 Real cache access is simulated now. simons 8224d 20h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8246d 05h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
429 cache configuration added markom 8274d 03h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
428 cache configuration added markom 8274d 03h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8313d 08h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8399d 04h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
110 bug fix. markom 8477d 06h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8481d 13h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
76 regular update lampret 8681d 11h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
26 Clean up. lampret 8858d 14h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c
5 Data and instruction cache simulation added. lampret 8922d 21h /or1k/tags/nog_patch_68/or1ksim/cache/icache_model.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.