OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_73] - Rev 357

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Fixed dbg_is_o assignment width. lampret 8272d 02h /or1k/tags/nog_patch_73
356 Break point bug fixed simons 8272d 05h /or1k/tags/nog_patch_73
355 uart VAPI model improved; changes to MC and eth. markom 8272d 12h /or1k/tags/nog_patch_73
354 Fixed width of du_except. lampret 8272d 22h /or1k/tags/nog_patch_73
353 Cashes disabled. simons 8273d 09h /or1k/tags/nog_patch_73
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8274d 12h /or1k/tags/nog_patch_73
351 Fixed some l.trap typos. lampret 8274d 13h /or1k/tags/nog_patch_73
350 For GDB changed single stepping and disabled trap exception. lampret 8274d 15h /or1k/tags/nog_patch_73
349 Some bugs regarding cache simulation fixed. simons 8276d 03h /or1k/tags/nog_patch_73
348 Added instructions on how to build configure. ivang 8277d 11h /or1k/tags/nog_patch_73
347 Added CRC32 calculation to Ethernet erez 8278d 08h /or1k/tags/nog_patch_73
346 Improved Ethernet simulation erez 8278d 10h /or1k/tags/nog_patch_73
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8278d 10h /or1k/tags/nog_patch_73
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8278d 12h /or1k/tags/nog_patch_73
343 Small touches to test programs erez 8278d 14h /or1k/tags/nog_patch_73
342 added exception vectors to support and modified section names markom 8279d 11h /or1k/tags/nog_patch_73
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8279d 13h /or1k/tags/nog_patch_73
340 Added hpint vector lampret 8279d 13h /or1k/tags/nog_patch_73
339 Added setpc test lampret 8279d 13h /or1k/tags/nog_patch_73
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8279d 13h /or1k/tags/nog_patch_73

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.