OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [insight/] [opcodes/] [or32.c] - Rev 1748

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5786d 15h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6783d 13h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1656 Pass the instruction operands as part of the op_queue structure. nogj 6783d 13h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1605 Execute l.ff1 instruction nogj 6845d 14h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1597 Fix parsing the destination register nogj 6857d 16h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1590 Added l.fl1 lampret 6860d 13h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1557 Fix most warnings issued by gcc4 nogj 6919d 23h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1554 fixed l.maci encoding phoenix 6937d 10h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7050d 13h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7077d 16h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7077d 16h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7092d 20h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7127d 14h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1346 Remove the global op structure nogj 7140d 18h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7140d 19h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7140d 19h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1338 l.ff1 instruction added andreje 7156d 16h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1309 removed includes phoenix 7329d 12h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7332d 09h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7354d 09h /or1k/tags/rel-0-3-0-rc1/insight/opcodes/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.