OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [Makefile.in] - Rev 1743

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5788d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
1576 configure updates phoenix 6860d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
1376 aclocal && autoconf && automake phoenix 7076d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7461d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
1097 Cache invalidate bug fixed. simons 7891d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
997 PRINTF should be used instead of printf; command redirection repaired markom 7993d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8000d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
876 Beta release of ATA simulation rherveille 8044d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
517 some performance optimizations markom 8224d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8296d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
54 Regular maintenance. lampret 8725d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
26 Clean up. lampret 8832d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
18 or16 added, or1k renamed to or32. lampret 8835d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
13 Rebuild of the generated files. jrydberg 8896d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8896d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.