OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or32/] [op.c] - Rev 1684

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1684 Instead of encoding the value of the raw instruction into the generated
instruction stream, put it into a malloced array that is accessed when
analysis() is called		 nogj 6771d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception		 nogj 6771d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1667 Have store operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6771d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1666 Have load operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6771d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1665 Have mac operations use op_2t.h to generate the combination of operations that
operate on the different temporaries.		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1664 Have m{f,t}spr operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1663 Have compare operations use op_2t.h to generate the combination of operations
that operate on the different temporaries		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1662 Have sign extenstion operations use op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1658 Create an op_2t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on two tempraries to the op_2t_op.h file from op.c		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c		 nogj 6771d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1549 Spelling fixes nogj 6969d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1483 Remove fixed pagesize limitation from the recompiler nogj 7038d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7038d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7065d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or32/op.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.