OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [testbench/] [cache.c] - Rev 575

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
575 Not needed to be compiled with -O2 optimization any more. simons 8213d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
574 fixed some tests to work markom 8213d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
534 Changed to work with new simulator. simons 8221d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
484 Changed to support execution from various addresses. simons 8240d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8248d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
349 Some bugs regarding cache simulation fixed. simons 8273d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
322 IC test repaired.C simons 8279d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c
224 added various tests markom 8296d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/testbench/cache.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.