OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [config.h.in] - Rev 1743

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5764d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
1576 configure updates phoenix 6837d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
1249 Downgrading back to automake-1.4 lampret 7438d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7440d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
849 eth phy is now optional and disabled by default, use --enable-ethphy to enable it markom 8071d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
719 config.h.in updated markom 8140d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8145d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
551 fsim runs 4 times faster than sim markom 8195d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8240d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8251d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
225 Reran autoheader erez 8272d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8273d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8313d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8406d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
17 Re-generated. jrydberg 8834d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8872d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/config.h.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.