OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [common/] [abstract.c] - Rev 1753

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5749d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5749d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5779d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5816d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1731 Move ic configuration out of the global config struct. Register ic callbacks
instead of haveing static calls to the functions.		 nogj 6774d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1720 Warning/spelling/gramer/useless comment removal fixes. nogj 6776d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1651 Remove usesless (that give zero information) calls to debug(). nogj 6776d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1584 usability improvments phoenix 6868d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1557 Fix most warnings issued by gcc4 nogj 6912d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6912d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7017d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7022d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7028d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7070d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1446 Cosmetic fixes nogj 7070d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7070d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1386 Rework exception handling nogj 7076d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7111d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1362 initialise dev_mem->chip_select in register_memory nogj 7111d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7111d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/common/abstract.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.