OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 1657

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c
nogj 6779d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1656 Pass the instruction operands as part of the op_queue structure. nogj 6779d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1653 Dump the name of the unknown relocation. nogj 6779d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1652 Avoid division and multiplication as far as possible (they are slow) nogj 6779d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1651 Remove usesless (that give zero information) calls to debug(). nogj 6779d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1650 Make the loading code not use the debug() function. The coff debug output goes
to the coff channel, the elf ones where pretty useless so I removed them.
nogj 6779d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1637 *** empty log message *** rezso 6795d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1605 Execute l.ff1 instruction nogj 6841d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1597 Fix parsing the destination register nogj 6853d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1590 Added l.fl1 lampret 6856d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1585 added missing exception, fixes segfault with trap exception phoenix 6870d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1584 usability improvments phoenix 6871d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1579 Add missing break; statements nogj 6892d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1577 gcc4 compile fix nogj 6892d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1576 configure updates phoenix 6892d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1557 Fix most warnings issued by gcc4 nogj 6916d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6916d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.
nogj 6916d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1554 fixed l.maci encoding phoenix 6933d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
1551 Remove the pcprev global nogj 6977d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.