OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 703

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
703 small optimizations to dissasemble markom 8172d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
702 Initial coding of ethernet simulator model finished. ivang 8173d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
694 immediate stats added markom 8179d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
693 exception info is outputted only in verbose mode markom 8180d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
692 stats data is now initialized; should fix some problems with caches, etc markom 8180d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
680 num_opcodes better because of linking. ivang 8182d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8182d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
678 some minor improvements markom 8184d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
677 executed log output looks nicer (and more correct :)) markom 8184d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
676 update of shared files markom 8184d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
675 register output added to sw executed log markom 8184d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
672 advanced exe_log functionality added markom 8184d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
671 wrong version was restored markom 8185d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
662 GNU binutils merge. ivang 8188d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
638 TLBTR CI bit is now working properly. simons 8198d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
631 Real cache access is simulated now. simons 8201d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
630 some bug fixes in store buffer analysis markom 8201d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
629 typo fixed markom 8201d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.