OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cuc/] [verilog.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5578d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5697d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5727d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1557 Fix most warnings issued by gcc4 nogj 6861d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 6861d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7068d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7273d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7440d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1103 sync problem in cuc not yet fixed markom 7867d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1102 few cuc bug fixes markom 7867d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1101 cuc now compiles markom 7867d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1098 small bug in cuc fixed markom 7867d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1061 ELF sym loading improved markom 7921d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1059 several cuc bugs fixed; different verilog cuc file naming markom 7934d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1048 breakpoint can be set on labels markom 7949d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
1001 fixed load/store state machine verilog generation errors markom 7969d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7970d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
996 some minor bugs fixed markom 7971d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
986 outputs out of function are not registered anymore markom 7974d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7976d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cuc/verilog.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.