OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [peripheral/] [16450.c] - Rev 1517

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1517 Use uint8_t instead of char nogj 6939d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1505 Make output clearer nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1504 Use proper types nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1503 Move loopback handling out of uart_clock16 nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1502 Move interrupt handling out of uart_clock16 nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1501 Move RX logic out of uart_clock16 nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1500 Move vapi command handling out of uart_clock16 nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1499 Move TX logic out of uart_clock16 nogj 6954d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6982d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1476 Change the wording of error messages to more acuretly reflect the error they are talking about. nogj 7003d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1461 Add an optional `enabled' paramter to every peripheral nogj 7030d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1396 Remove useless use of floats nogj 7030d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1394 Fix VAPI in the uart nogj 7030d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1392 Make uart use the new trace functions nogj 7030d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7030d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1367 Cleanup uart peripheral useing the new callback mechanism nogj 7071d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1366 Pass a caller given pointer to the vapi_read callback nogj 7071d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7071d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7071d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7080d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/16450.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.