OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [debug] - Rev 1745

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5821d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5822d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1719 Use pretty spr dumping code when dumping sprs in the debug unit nogj 6782d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1576 configure updates phoenix 6895d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1557 Fix most warnings issued by gcc4 nogj 6919d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6980d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1546 Only tell the user that we don't simulate a stalled cpu when it would actually
get stalled		 nogj 6980d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6981d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1516 Make non-writeable memory writeable by the debug core nogj 6985d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1515 Use the new debug channel code instead of a compile time macro nogj 6985d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6985d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6985d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7024d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7076d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1457 Fix typo in the debug unit configureation nogj 7076d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7076d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1376 aclocal && autoconf && automake phoenix 7110d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1359 Pass private data in readfunc/writefunc callbacks nogj 7117d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7117d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7126d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.