OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [debug] - Rev 1756

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5621d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1752 Disable debug messages by default for 0.3.0rc2 release jeremybennett 5726d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5726d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5756d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5792d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5793d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1719 Use pretty spr dumping code when dumping sprs in the debug unit nogj 6752d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1576 configure updates phoenix 6865d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1557 Fix most warnings issued by gcc4 nogj 6889d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.
nogj 6950d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1546 Only tell the user that we don't simulate a stalled cpu when it would actually
get stalled
nogj 6950d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6951d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1516 Make non-writeable memory writeable by the debug core nogj 6956d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1515 Use the new debug channel code instead of a compile time macro nogj 6956d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6956d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6956d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6994d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7047d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1457 Fix typo in the debug unit configureation nogj 7047d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7047d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/debug

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.