OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [pic/] - Rev 1350

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7126d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
1308 Gyorgy Jeney: extensive cleanup phoenix 7331d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
1249 Downgrading back to automake-1.4 lampret 7496d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
1117 Ignore generated files for CVS purposes sfurman 7839d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
997 PRINTF should be used instead of printf; command redirection repaired markom 8028d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
970 Testbench is now running on ORP architecture platform. simons 8035d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
876 Beta release of ATA simulation rherveille 8079d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
805 kbd, fb, vga devices now uses scheduler markom 8163d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
729 some small optimizations markom 8197d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8240d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8243d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
567 Commit lapsus fixed. simons 8249d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
561 Tick timer is not connected to PIC. simons 8249d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8253d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
517 some performance optimizations markom 8258d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
500 Added .cvsignore files for annoying generated files erez 8261d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8288d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
349 Some bugs regarding cache simulation fixed. simons 8307d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
332 removed fixed irq numbering from pic.h; tick timer section added markom 8312d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8322d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/pic

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.