OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] [mmu_asm.S] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5612d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5626d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
639 MMU cache inhibit bit test added. simons 8206d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8219d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
475 l.jalr r9 is not used any more. simons 8251d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
415 DTLB test tested on simulator. simons 8262d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
413 some section changes markom 8263d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S
410 MMU test added. simons 8263d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/mmu_asm.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.