OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1] - Rev 354

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
354 Fixed width of du_except. lampret 8300d 18h /or1k/tags/rel_1
353 Cashes disabled. simons 8301d 05h /or1k/tags/rel_1
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8302d 08h /or1k/tags/rel_1
351 Fixed some l.trap typos. lampret 8302d 09h /or1k/tags/rel_1
350 For GDB changed single stepping and disabled trap exception. lampret 8302d 10h /or1k/tags/rel_1
349 Some bugs regarding cache simulation fixed. simons 8303d 23h /or1k/tags/rel_1
348 Added instructions on how to build configure. ivang 8305d 07h /or1k/tags/rel_1
347 Added CRC32 calculation to Ethernet erez 8306d 04h /or1k/tags/rel_1
346 Improved Ethernet simulation erez 8306d 05h /or1k/tags/rel_1
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8306d 05h /or1k/tags/rel_1
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8306d 07h /or1k/tags/rel_1
343 Small touches to test programs erez 8306d 10h /or1k/tags/rel_1
342 added exception vectors to support and modified section names markom 8307d 06h /or1k/tags/rel_1
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8307d 08h /or1k/tags/rel_1
340 Added hpint vector lampret 8307d 09h /or1k/tags/rel_1
339 Added setpc test lampret 8307d 09h /or1k/tags/rel_1
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8307d 09h /or1k/tags/rel_1
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8307d 09h /or1k/tags/rel_1
336 VAPI works markom 8308d 04h /or1k/tags/rel_1
335 some small bugs fixed markom 8308d 05h /or1k/tags/rel_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.