OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1] - Rev 655

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 TLB registers addresses changed. simons 8224d 18h /or1k/tags/rel_1
654 This is repaired in new versions of uClinux. simons 8224d 19h /or1k/tags/rel_1
653 Some cleanup. simons 8224d 19h /or1k/tags/rel_1
652 Some cleanup. simons 8224d 20h /or1k/tags/rel_1
651 Some cleanup. simons 8224d 20h /or1k/tags/rel_1
650 Some cleanup. simons 8224d 21h /or1k/tags/rel_1
649 Some cleanup. simons 8224d 21h /or1k/tags/rel_1
648 fb now works in system memory markom 8226d 06h /or1k/tags/rel_1
647 some changes to fb to make it compatible with HW markom 8227d 01h /or1k/tags/rel_1
646 some bugs fixed markom 8227d 02h /or1k/tags/rel_1
645 simple frame buffer peripheral with test added markom 8227d 06h /or1k/tags/rel_1
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8228d 01h /or1k/tags/rel_1
643 Quick bug fix. ivang 8228d 01h /or1k/tags/rel_1
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8228d 01h /or1k/tags/rel_1
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8228d 02h /or1k/tags/rel_1
640 Merge profiler and mprofiler with sim. ivang 8228d 03h /or1k/tags/rel_1
639 MMU cache inhibit bit test added. simons 8230d 18h /or1k/tags/rel_1
638 TLBTR CI bit is now working properly. simons 8230d 18h /or1k/tags/rel_1
637 Updated file names. lampret 8230d 19h /or1k/tags/rel_1
636 Fixed combinational loops. lampret 8230d 19h /or1k/tags/rel_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.