OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10] - Rev 990

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
990 Test is now complete. simons 7998d 13h /or1k/tags/rel_10
989 c++ is making problems so, for now, it is excluded. simons 7999d 21h /or1k/tags/rel_10
988 ORP architecture supported. simons 8000d 13h /or1k/tags/rel_10
987 ORP architecture supported. simons 8000d 20h /or1k/tags/rel_10
986 outputs out of function are not registered anymore markom 8000d 21h /or1k/tags/rel_10
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8001d 08h /or1k/tags/rel_10
984 Disable SB until it is tested lampret 8001d 08h /or1k/tags/rel_10
983 First checkin lampret 8001d 10h /or1k/tags/rel_10
982 Moved to sim/bin lampret 8001d 10h /or1k/tags/rel_10
981 First checkin. lampret 8001d 10h /or1k/tags/rel_10
980 Removed sim.tcl that shouldn't be here. lampret 8001d 10h /or1k/tags/rel_10
979 Removed old test case binaries. lampret 8001d 10h /or1k/tags/rel_10
978 Added variable delay for SRAM. lampret 8001d 10h /or1k/tags/rel_10
977 Added store buffer. lampret 8001d 10h /or1k/tags/rel_10
976 Added store buffer lampret 8001d 10h /or1k/tags/rel_10
975 First checkin lampret 8001d 10h /or1k/tags/rel_10
974 Enabled what works on or1ksim and disabled other tests. lampret 8001d 13h /or1k/tags/rel_10
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8003d 17h /or1k/tags/rel_10
972 Interrupt suorces fixed. simons 8003d 17h /or1k/tags/rel_10
971 Now even keyboard test passes. simons 8003d 20h /or1k/tags/rel_10

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.