OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_11] - Rev 1156

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1156 Tick timer test case added. lampret 7751d 11h /or1k/tags/rel_11
1155 No functional change. Only added customization for exception vectors. lampret 7752d 14h /or1k/tags/rel_11
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7760d 06h /or1k/tags/rel_11
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7760d 17h /or1k/tags/rel_11
1152 *** empty log message *** phoenix 7760d 20h /or1k/tags/rel_11
1151 *** empty log message *** phoenix 7760d 20h /or1k/tags/rel_11
1150 remove unneded include phoenix 7760d 22h /or1k/tags/rel_11
1149 *** empty log message *** phoenix 7761d 09h /or1k/tags/rel_11
1148 *** empty log message *** phoenix 7761d 10h /or1k/tags/rel_11
1147 remove unneeded include phoenix 7761d 10h /or1k/tags/rel_11
1146 cygwin fix phoenix 7761d 10h /or1k/tags/rel_11
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.		 sfurman 7761d 10h /or1k/tags/rel_11
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.		 sfurman 7763d 16h /or1k/tags/rel_11
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7764d 07h /or1k/tags/rel_11
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.		 sfurman 7764d 07h /or1k/tags/rel_11
1141 WB = 1/2 RISC clock test code enabled. lampret 7765d 16h /or1k/tags/rel_11
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7765d 16h /or1k/tags/rel_11
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7765d 16h /or1k/tags/rel_11
1138 Added some information how to run simulations. lampret 7766d 11h /or1k/tags/rel_11
1137 Added RFRAM generic and Altera lpm library. lampret 7766d 11h /or1k/tags/rel_11

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.