OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] [or1200] - Rev 365

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8270d 01h /or1k/tags/rel_12/or1200
360 Added OR1200_REGISTERED_INPUTS. lampret 8271d 17h /or1k/tags/rel_12/or1200
359 Added optional sampling of inputs. lampret 8271d 17h /or1k/tags/rel_12/or1200
358 Fixed virtual silicon single-port rams instantiation. lampret 8271d 17h /or1k/tags/rel_12/or1200
357 Fixed dbg_is_o assignment width. lampret 8271d 17h /or1k/tags/rel_12/or1200
356 Break point bug fixed simons 8271d 20h /or1k/tags/rel_12/or1200
354 Fixed width of du_except. lampret 8272d 14h /or1k/tags/rel_12/or1200
353 Cashes disabled. simons 8273d 00h /or1k/tags/rel_12/or1200
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8274d 03h /or1k/tags/rel_12/or1200
351 Fixed some l.trap typos. lampret 8274d 05h /or1k/tags/rel_12/or1200
350 For GDB changed single stepping and disabled trap exception. lampret 8274d 06h /or1k/tags/rel_12/or1200
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8279d 05h /or1k/tags/rel_12/or1200
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8279d 05h /or1k/tags/rel_12/or1200
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8280d 13h /or1k/tags/rel_12/or1200
316 Fixed exceptions. lampret 8282d 11h /or1k/tags/rel_12/or1200
271 Added missing endif lampret 8287d 00h /or1k/tags/rel_12/or1200
265 Modified virtual silicon instantiations. lampret 8289d 20h /or1k/tags/rel_12/or1200
220 Fixed parameters in generic sprams. lampret 8300d 19h /or1k/tags/rel_12/or1200
219 Fixed sensitivity list. lampret 8301d 21h /or1k/tags/rel_12/or1200
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8301d 21h /or1k/tags/rel_12/or1200

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.