OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12] - Rev 168

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
168 Major clean-up. lampret 8374d 19h /or1k/tags/rel_12
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8375d 18h /or1k/tags/rel_12
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8393d 05h /or1k/tags/rel_12
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8393d 05h /or1k/tags/rel_12
164 *** empty log message *** lampret 8395d 07h /or1k/tags/rel_12
163 Forgot files.f file. lampret 8395d 08h /or1k/tags/rel_12
162 Benches (under development). lampret 8395d 08h /or1k/tags/rel_12
161 Development version of RTL. Libraries are missing. lampret 8395d 08h /or1k/tags/rel_12
160 simulation script lampret 8395d 08h /or1k/tags/rel_12
159 synthesis scripts lampret 8395d 08h /or1k/tags/rel_12
158 Initial RTEMS import chris 8404d 22h /or1k/tags/rel_12
157 Update simons 8412d 01h /or1k/tags/rel_12
156 File moved to opcode. simons 8412d 01h /or1k/tags/rel_12
155 Update simons 8412d 01h /or1k/tags/rel_12
154 Updated for new runtime environment chris 8418d 01h /or1k/tags/rel_12
153 Writes to SPR_PC are now enabled chris 8418d 01h /or1k/tags/rel_12
152 Breakpoint exceptions from single step are not printed now. chris 8418d 01h /or1k/tags/rel_12
151 Typo in the previous commit. Sorry. chris 8418d 01h /or1k/tags/rel_12
150 Fixed some single stepping issues chris 8418d 02h /or1k/tags/rel_12
149 Fixed bug where disassemble command caused a segmentation fault chris 8419d 04h /or1k/tags/rel_12

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.