OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5604d 15h /or1k/tags/rel_12
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7628d 04h /tags/rel_12
1186 Added support for rams with byte write access. simons 7628d 04h /trunk
1184 Scan signals mess fixed. simons 7634d 21h /trunk
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7639d 13h /trunk
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7639d 15h /trunk
1179 BIST interface added for Artisan memory instances. simons 7643d 00h /trunk
1178 avoid another immu exception that should not happen phoenix 7672d 12h /trunk
1177 more informative output phoenix 7673d 19h /trunk
1176 Added comments. damonb 7674d 10h /trunk
1174 fix for immu exceptions that never should have happened phoenix 7675d 14h /trunk
1170 Added support for l.addc instruction. csanchez 7683d 18h /trunk
1169 Added support for l.addc instruction. csanchez 7683d 18h /trunk
1168 Added explicit alignment expressions. csanchez 7689d 04h /trunk
1167 Corrected offset of TSS field within task_struct. csanchez 7689d 04h /trunk
1166 Fixed problem with relocations of non-allocated sections. csanchez 7689d 04h /trunk
1165 timeout bug fixed; contribution by Carlos markom 7705d 22h /trunk
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7709d 11h /trunk
1160 added missing .rodata.* section into rom linker script phoenix 7740d 11h /trunk
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7752d 14h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.