OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] [or1200/] [rtl/] [verilog/] [or1200_wb_biu.v] - Rev 943

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8005d 00h /or1k/tags/rel_15/or1200/rtl/verilog/or1200_wb_biu.v
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8033d 08h /or1k/tags/rel_15/or1200/rtl/verilog/or1200_wb_biu.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8225d 22h /or1k/tags/rel_15/or1200/rtl/verilog/or1200_wb_biu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.