URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] [verilog/] [or1200_dpram_32x32.v] - Rev 597

Rev	Log message	Author	Age	Path
597	Fixed OR1200_XILINX_RAM32X1D.	lampret	8204d 22h	/or1k/tags/rel_16/or1200/rtl/verilog/or1200_dpram_32x32.v
573	Fixed module name when compiling with OR1200_XILINX_RAM32X1D	lampret	8209d 06h	/or1k/tags/rel_16/or1200/rtl/verilog/or1200_dpram_32x32.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8221d 04h	/or1k/tags/rel_16/or1200/rtl/verilog/or1200_dpram_32x32.v