OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] [verilog/] [or1200_top.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5620d 09h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7543d 07h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1209 Fixed instantiation name. lampret 7543d 07h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1175 Added three missing wire declarations. No functional changes. lampret 7690d 06h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1171 Added embedded memory QMEM. lampret 7692d 16h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7725d 05h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7904d 22h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7956d 11h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
977 Added store buffer. lampret 8016d 12h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8051d 09h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
788 Some of the warnings fixed. lampret 8158d 16h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8205d 03h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
636 Fixed combinational loops. lampret 8214d 11h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8219d 06h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8229d 00h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8243d 23h /or1k/tags/rel_16/or1200/rtl/verilog/or1200_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.