OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16] - Rev 465

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
465 New tests added. simons 8245d 22h /or1k/tags/rel_16
464 Some small bugs fixed. simons 8245d 22h /or1k/tags/rel_16
463 Interrupt has the highest priority among all exceptions. simons 8245d 22h /or1k/tags/rel_16
462 Exception test. simons 8246d 22h /or1k/tags/rel_16
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8246d 22h /or1k/tags/rel_16
460 excpt test removed except test added. simons 8246d 22h /or1k/tags/rel_16
459 This is replaced by except test. simons 8246d 22h /or1k/tags/rel_16
458 Align, bus error and range exception fixed. simons 8246d 22h /or1k/tags/rel_16
457 Page size set to 8192. simons 8250d 02h /or1k/tags/rel_16
456 Page size bug fixed. simons 8250d 02h /or1k/tags/rel_16
455 For mc tests ivang 8250d 07h /or1k/tags/rel_16
454 MC Tests. ivang 8250d 07h /or1k/tags/rel_16
453 Also performs mc initialization. ivang 8250d 07h /or1k/tags/rel_16
452 Added mc tests. ivang 8250d 07h /or1k/tags/rel_16
451 each test should define its own LDFLAGS markom 8250d 08h /or1k/tags/rel_16
450 Exceptions are allways enabled. simons 8250d 11h /or1k/tags/rel_16
449 MMU test configuration. simons 8251d 11h /or1k/tags/rel_16
448 Permission test added. simons 8251d 12h /or1k/tags/rel_16
447 ITLBMR register bit fields set in order. simons 8251d 13h /or1k/tags/rel_16
446 ITLBMR register bit fields set in order. simons 8251d 13h /or1k/tags/rel_16

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.