OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_2/] [or1200/] [rtl] - Rev 596

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
596 SR[TEE] should be zero after reset. lampret 8237d 08h /or1k/tags/rel_2/or1200/rtl
595 Fixed 'the NPC single-step fix'. lampret 8238d 03h /or1k/tags/rel_2/or1200/rtl
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8238d 09h /or1k/tags/rel_2/or1200/rtl
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8241d 11h /or1k/tags/rel_2/or1200/rtl
571 Changed alignment exception EPCR. Not tested yet. lampret 8241d 20h /or1k/tags/rel_2/or1200/rtl
570 Fixed order of syscall and range exceptions. lampret 8241d 22h /or1k/tags/rel_2/or1200/rtl
569 Default ASIC configuration does not sample WB inputs. lampret 8242d 08h /or1k/tags/rel_2/or1200/rtl
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8242d 11h /or1k/tags/rel_2/or1200/rtl
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8248d 17h /or1k/tags/rel_2/or1200/rtl
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8252d 20h /or1k/tags/rel_2/or1200/rtl
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8253d 09h /or1k/tags/rel_2/or1200/rtl
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8283d 12h /or1k/tags/rel_2/or1200/rtl
401 *** empty log message *** simons 8286d 22h /or1k/tags/rel_2/or1200/rtl
400 force_dslot_fetch does not work - allways zero. simons 8286d 22h /or1k/tags/rel_2/or1200/rtl
399 Trap insn couses break after exits ex_insn. simons 8286d 22h /or1k/tags/rel_2/or1200/rtl
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8289d 18h /or1k/tags/rel_2/or1200/rtl
390 Changed instantiation name of VS RAMs. lampret 8289d 20h /or1k/tags/rel_2/or1200/rtl
387 Now FPGA and ASIC target are separate. lampret 8289d 22h /or1k/tags/rel_2/or1200/rtl
386 Fixed VS RAM instantiation - again. lampret 8289d 22h /or1k/tags/rel_2/or1200/rtl
370 Program counter divided to PPC and NPC. simons 8293d 20h /or1k/tags/rel_2/or1200/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.