OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl/] [verilog] - Rev 1225

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7516d 11h /or1k/tags/rel_21/or1200/rtl/verilog
1220 Exception prefix configuration changed. simons 7541d 20h /or1k/tags/rel_21/or1200/rtl/verilog
1219 Qmem mbist signals fixed. simons 7541d 20h /or1k/tags/rel_21/or1200/rtl/verilog
1216 Support for ram with byte selects added. simons 7548d 18h /or1k/tags/rel_21/or1200/rtl/verilog
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7549d 22h /or1k/tags/rel_21/or1200/rtl/verilog
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7554d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1210 No functional change. lampret 7554d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1209 Fixed instantiation name. lampret 7554d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1207 Static exception prefix. lampret 7554d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1206 Static exception prefix. lampret 7554d 10h /or1k/tags/rel_21/or1200/rtl/verilog
1175 Added three missing wire declarations. No functional changes. lampret 7701d 08h /or1k/tags/rel_21/or1200/rtl/verilog
1172 Added embedded memory QMEM. lampret 7703d 18h /or1k/tags/rel_21/or1200/rtl/verilog
1171 Added embedded memory QMEM. lampret 7703d 18h /or1k/tags/rel_21/or1200/rtl/verilog
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7736d 07h /or1k/tags/rel_21/or1200/rtl/verilog
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7736d 07h /or1k/tags/rel_21/or1200/rtl/verilog
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7779d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1155 No functional change. Only added customization for exception vectors. lampret 7782d 11h /or1k/tags/rel_21/or1200/rtl/verilog
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7795d 13h /or1k/tags/rel_21/or1200/rtl/verilog
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7795d 13h /or1k/tags/rel_21/or1200/rtl/verilog
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7796d 08h /or1k/tags/rel_21/or1200/rtl/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.