OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl/] [verilog] - Rev 589

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8212d 12h /or1k/tags/rel_21/or1200/rtl/verilog
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8215d 13h /or1k/tags/rel_21/or1200/rtl/verilog
571 Changed alignment exception EPCR. Not tested yet. lampret 8215d 22h /or1k/tags/rel_21/or1200/rtl/verilog
570 Fixed order of syscall and range exceptions. lampret 8216d 00h /or1k/tags/rel_21/or1200/rtl/verilog
569 Default ASIC configuration does not sample WB inputs. lampret 8216d 10h /or1k/tags/rel_21/or1200/rtl/verilog
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8216d 13h /or1k/tags/rel_21/or1200/rtl/verilog
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8222d 19h /or1k/tags/rel_21/or1200/rtl/verilog
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8226d 22h /or1k/tags/rel_21/or1200/rtl/verilog
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8227d 11h /or1k/tags/rel_21/or1200/rtl/verilog
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8257d 14h /or1k/tags/rel_21/or1200/rtl/verilog
401 *** empty log message *** simons 8261d 01h /or1k/tags/rel_21/or1200/rtl/verilog
400 force_dslot_fetch does not work - allways zero. simons 8261d 01h /or1k/tags/rel_21/or1200/rtl/verilog
399 Trap insn couses break after exits ex_insn. simons 8261d 01h /or1k/tags/rel_21/or1200/rtl/verilog
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8263d 20h /or1k/tags/rel_21/or1200/rtl/verilog
390 Changed instantiation name of VS RAMs. lampret 8263d 22h /or1k/tags/rel_21/or1200/rtl/verilog
387 Now FPGA and ASIC target are separate. lampret 8264d 00h /or1k/tags/rel_21/or1200/rtl/verilog
386 Fixed VS RAM instantiation - again. lampret 8264d 00h /or1k/tags/rel_21/or1200/rtl/verilog
370 Program counter divided to PPC and NPC. simons 8267d 22h /or1k/tags/rel_21/or1200/rtl/verilog
367 Changed DSR/DRR behavior and exception detection. lampret 8268d 11h /or1k/tags/rel_21/or1200/rtl/verilog
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8269d 06h /or1k/tags/rel_21/or1200/rtl/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.