OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21] - Rev 580

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
580 strsave changed to xstrdup markom 8245d 00h /or1k/tags/rel_21
578 Insight markom 8245d 22h /or1k/tags/rel_21
577 info spr fixed markom 8246d 17h /or1k/tags/rel_21
576 some risc test added markom 8246d 18h /or1k/tags/rel_21
575 Not needed to be compiled with -O2 optimization any more. simons 8246d 20h /or1k/tags/rel_21
574 fixed some tests to work markom 8246d 22h /or1k/tags/rel_21
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8247d 02h /or1k/tags/rel_21
572 Some new bugs fixed. simons 8247d 11h /or1k/tags/rel_21
571 Changed alignment exception EPCR. Not tested yet. lampret 8247d 11h /or1k/tags/rel_21
570 Fixed order of syscall and range exceptions. lampret 8247d 13h /or1k/tags/rel_21
569 Default ASIC configuration does not sample WB inputs. lampret 8247d 22h /or1k/tags/rel_21
568 include command added to cfg script markom 8247d 23h /or1k/tags/rel_21
567 Commit lapsus fixed. simons 8247d 23h /or1k/tags/rel_21
566 Fast sim switch fixed. simons 8248d 00h /or1k/tags/rel_21
565 Regular update for new test cases. lampret 8248d 02h /or1k/tags/rel_21
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8248d 02h /or1k/tags/rel_21
563 Added debug model for testing du. Updated or1200_monitor. lampret 8248d 02h /or1k/tags/rel_21
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8248d 02h /or1k/tags/rel_21
561 Tick timer is not connected to PIC. simons 8248d 15h /or1k/tags/rel_21
560 some code cleanup markom 8250d 23h /or1k/tags/rel_21

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.