OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21] - Rev 656

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
656 VGA console support added with frame buffer driver for CRT engine. simons 8191d 07h /or1k/tags/rel_21
655 TLB registers addresses changed. simons 8193d 22h /or1k/tags/rel_21
654 This is repaired in new versions of uClinux. simons 8193d 23h /or1k/tags/rel_21
653 Some cleanup. simons 8193d 23h /or1k/tags/rel_21
652 Some cleanup. simons 8194d 00h /or1k/tags/rel_21
651 Some cleanup. simons 8194d 00h /or1k/tags/rel_21
650 Some cleanup. simons 8194d 01h /or1k/tags/rel_21
649 Some cleanup. simons 8194d 01h /or1k/tags/rel_21
648 fb now works in system memory markom 8195d 10h /or1k/tags/rel_21
647 some changes to fb to make it compatible with HW markom 8196d 04h /or1k/tags/rel_21
646 some bugs fixed markom 8196d 06h /or1k/tags/rel_21
645 simple frame buffer peripheral with test added markom 8196d 10h /or1k/tags/rel_21
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 05h /or1k/tags/rel_21
643 Quick bug fix. ivang 8197d 05h /or1k/tags/rel_21
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 05h /or1k/tags/rel_21
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 06h /or1k/tags/rel_21
640 Merge profiler and mprofiler with sim. ivang 8197d 07h /or1k/tags/rel_21
639 MMU cache inhibit bit test added. simons 8199d 22h /or1k/tags/rel_21
638 TLBTR CI bit is now working properly. simons 8199d 22h /or1k/tags/rel_21
637 Updated file names. lampret 8199d 23h /or1k/tags/rel_21

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.