OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24] - Rev 655

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 TLB registers addresses changed. simons 8194d 12h /or1k/tags/rel_24
654 This is repaired in new versions of uClinux. simons 8194d 12h /or1k/tags/rel_24
653 Some cleanup. simons 8194d 12h /or1k/tags/rel_24
652 Some cleanup. simons 8194d 13h /or1k/tags/rel_24
651 Some cleanup. simons 8194d 13h /or1k/tags/rel_24
650 Some cleanup. simons 8194d 14h /or1k/tags/rel_24
649 Some cleanup. simons 8194d 14h /or1k/tags/rel_24
648 fb now works in system memory markom 8195d 23h /or1k/tags/rel_24
647 some changes to fb to make it compatible with HW markom 8196d 18h /or1k/tags/rel_24
646 some bugs fixed markom 8196d 20h /or1k/tags/rel_24
645 simple frame buffer peripheral with test added markom 8196d 23h /or1k/tags/rel_24
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 19h /or1k/tags/rel_24
643 Quick bug fix. ivang 8197d 19h /or1k/tags/rel_24
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 19h /or1k/tags/rel_24
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 19h /or1k/tags/rel_24
640 Merge profiler and mprofiler with sim. ivang 8197d 20h /or1k/tags/rel_24
639 MMU cache inhibit bit test added. simons 8200d 11h /or1k/tags/rel_24
638 TLBTR CI bit is now working properly. simons 8200d 11h /or1k/tags/rel_24
637 Updated file names. lampret 8200d 12h /or1k/tags/rel_24
636 Fixed combinational loops. lampret 8200d 12h /or1k/tags/rel_24

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.