OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] [verilog] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5631d 23h /or1k/tags/rel_25/or1200/rtl/verilog
1239 This commit was manufactured by cvs2svn to create tag 'rel_25'. 7510d 12h /or1k/tags/rel_25/or1200/rtl/verilog
1235 Error fixed. simons 7510d 12h /or1k/tags/rel_25/or1200/rtl/verilog
1233 Errors fixed. simons 7511d 00h /or1k/tags/rel_25/or1200/rtl/verilog
1231 Error fixed. simons 7511d 03h /or1k/tags/rel_25/or1200/rtl/verilog
1229 Error fixed. simons 7511d 03h /or1k/tags/rel_25/or1200/rtl/verilog
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7513d 15h /or1k/tags/rel_25/or1200/rtl/verilog
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7516d 23h /or1k/tags/rel_25/or1200/rtl/verilog
1220 Exception prefix configuration changed. simons 7542d 08h /or1k/tags/rel_25/or1200/rtl/verilog
1219 Qmem mbist signals fixed. simons 7542d 08h /or1k/tags/rel_25/or1200/rtl/verilog
1216 Support for ram with byte selects added. simons 7549d 06h /or1k/tags/rel_25/or1200/rtl/verilog
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7550d 10h /or1k/tags/rel_25/or1200/rtl/verilog
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7554d 22h /or1k/tags/rel_25/or1200/rtl/verilog
1210 No functional change. lampret 7554d 22h /or1k/tags/rel_25/or1200/rtl/verilog
1209 Fixed instantiation name. lampret 7554d 22h /or1k/tags/rel_25/or1200/rtl/verilog
1207 Static exception prefix. lampret 7554d 22h /or1k/tags/rel_25/or1200/rtl/verilog
1206 Static exception prefix. lampret 7554d 22h /or1k/tags/rel_25/or1200/rtl/verilog
1175 Added three missing wire declarations. No functional changes. lampret 7701d 21h /or1k/tags/rel_25/or1200/rtl/verilog
1172 Added embedded memory QMEM. lampret 7704d 06h /or1k/tags/rel_25/or1200/rtl/verilog
1171 Added embedded memory QMEM. lampret 7704d 06h /or1k/tags/rel_25/or1200/rtl/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.