OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Rev 1063

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7935d 07h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
1055 Removed obsolete comment. lampret 7967d 00h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7974d 21h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7975d 08h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7975d 21h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7979d 02h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7979d 04h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7992d 01h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
984 Disable SB until it is tested lampret 7995d 05h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
977 Added store buffer. lampret 7995d 07h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7998d 21h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8001d 21h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8030d 05h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
870 Added defines for enabling generic FF based memory macro for register file. lampret 8066d 11h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8137d 10h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
788 Some of the warnings fixed. lampret 8137d 12h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8138d 07h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
776 Updated defines. lampret 8138d 08h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
737 Added alternative for critical path in DU. lampret 8153d 02h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8156d 01h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_defines.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.