OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_du.v] - Rev 1163

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7703d 23h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7838d 22h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
1038 Fixed a typo, reported by Taylor Su. lampret 7974d 06h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8030d 04h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
737 Added alternative for critical path in DU. lampret 8153d 01h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8183d 21h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8198d 01h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8207d 18h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8211d 20h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8222d 18h /or1k/tags/rel_26/or1200/rtl/verilog/or1200_du.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.