OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_28] - Rev 1228

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7488d 12h /or1k/tags/rel_28
1223 first import dries 7496d 10h /or1k/tags/rel_28
1222 cfmakeraw is not avaliable on cygwin phoenix 7497d 19h /or1k/tags/rel_28
1218 segfault when there is no memory context fix phoenix 7521d 20h /or1k/tags/rel_28
1211 New wb_biu for iwb interface. lampret 7529d 21h /or1k/tags/rel_28
1208 Added useless signal genpc_stop_refetch. lampret 7529d 21h /or1k/tags/rel_28
1207 Static exception prefix. lampret 7529d 21h /or1k/tags/rel_28
1205 fix for gdb_debug config phoenix 7536d 06h /or1k/tags/rel_28
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7553d 17h /or1k/tags/rel_28
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7553d 17h /or1k/tags/rel_28
1202 at exception print insn number to ease debugging phoenix 7553d 18h /or1k/tags/rel_28
1200 mbist signals updated according to newest convention markom 7578d 13h /or1k/tags/rel_28
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7582d 14h /or1k/tags/rel_28
1198 make it compile on RH 8,9 phoenix 7608d 05h /or1k/tags/rel_28
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7613d 09h /or1k/tags/rel_28
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7613d 11h /or1k/tags/rel_28
1195 made the project file a little bit more universal dries 7613d 12h /or1k/tags/rel_28
1194 correct all the syntax errors dries 7613d 12h /or1k/tags/rel_28
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7613d 12h /or1k/tags/rel_28
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7613d 14h /or1k/tags/rel_28

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.