OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [cuc/] [verilog.c] - Rev 1061

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1061 ELF sym loading improved markom 7971d 12h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
1059 several cuc bugs fixed; different verilog cuc file naming markom 7984d 12h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
1048 breakpoint can be set on labels markom 7999d 12h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
1001 fixed load/store state machine verilog generation errors markom 8019d 14h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8019d 18h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
996 some minor bugs fixed markom 8020d 17h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
986 outputs out of function are not registered anymore markom 8023d 17h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8026d 13h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
940 profiling and cuc can be made in one run markom 8034d 12h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
937 added file; cleanup markom 8034d 19h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
933 adding fact generation from conditionals; still under development markom 8036d 15h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
932 adv. dead code elimination; few optimizations markom 8036d 16h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 8037d 10h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
926 regs and loads do not use rst - can yield less logic markom 8041d 09h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8041d 09h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8041d 16h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
915 cuc main verilog file generation markom 8043d 12h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
908 busy signal added markom 8049d 13h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
907 function calling generation; not tested yet markom 8049d 13h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c
906 function dependency analysis added markom 8049d 16h /or1k/tags/stable_0_1_0/or1ksim/cuc/verilog.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.