OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [testbench/] [mmu.c] - Rev 509

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 unused var warning corrected markom 8253d 14h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
480 RTL_SIM define added for shorter simulation runtime. simons 8268d 13h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
466 EEAR is used for determing ITLB miss and IPF page address. simons 8269d 06h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
457 Page size set to 8192. simons 8273d 09h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
448 Permission test added. simons 8274d 19h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
417 ITLB test tested on simulator. simons 8279d 04h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
415 DTLB test tested on simulator. simons 8280d 05h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
413 some section changes markom 8280d 14h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
412 *** empty log message *** simons 8280d 15h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c
410 MMU test added. simons 8281d 12h /or1k/tags/stable_0_1_0/or1ksim/testbench/mmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.