OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 637

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
637 Updated file names. lampret 8198d 13h /or1k/tags/stable_0_1_0
636 Fixed combinational loops. lampret 8198d 14h /or1k/tags/stable_0_1_0
635 Fixed Makefile bug. ivang 8198d 15h /or1k/tags/stable_0_1_0
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8199d 17h /or1k/tags/stable_0_1_0
633 Bug fix in command line parser. ivang 8199d 17h /or1k/tags/stable_0_1_0
632 profiler and mprofiler merged into sim. ivang 8200d 12h /or1k/tags/stable_0_1_0
631 Real cache access is simulated now. simons 8201d 11h /or1k/tags/stable_0_1_0
630 some bug fixes in store buffer analysis markom 8201d 20h /or1k/tags/stable_0_1_0
629 typo fixed markom 8202d 00h /or1k/tags/stable_0_1_0
627 or32 restored markom 8202d 00h /or1k/tags/stable_0_1_0
626 store buffer added markom 8202d 00h /or1k/tags/stable_0_1_0
625 Bus error bug fixed. Cache routines added. simons 8202d 17h /or1k/tags/stable_0_1_0
624 Added logging of writes/read to/from SPR registers. ivang 8202d 17h /or1k/tags/stable_0_1_0
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8202d 19h /or1k/tags/stable_0_1_0
622 Cache test works on hardware. simons 8202d 22h /or1k/tags/stable_0_1_0
621 Cache test works on hardware. simons 8202d 23h /or1k/tags/stable_0_1_0
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8202d 23h /or1k/tags/stable_0_1_0
619 all test pass, after newest changes markom 8202d 23h /or1k/tags/stable_0_1_0
618 Fixed display of new 'void' nop insns. lampret 8203d 08h /or1k/tags/stable_0_1_0
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8203d 08h /or1k/tags/stable_0_1_0

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.