OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [cpu/] [or1k/] [except.c] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5601d 18h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1647 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0'. 6748d 21h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6748d 21h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1585 added missing exception, fixes segfault with trap exception phoenix 6838d 19h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6951d 05h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1510 Create a seporate debug channel to dump exceptions to nogj 6951d 05h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6951d 05h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6951d 05h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7014d 22h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1473 Add warning that except_handle may not return nogj 7042d 01h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7042d 01h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7042d 01h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7042d 01h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1386 Rework exception handling nogj 7048d 05h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7091d 23h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7208d 18h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7296d 18h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
1202 at exception print insn number to ease debugging phoenix 7548d 14h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7993d 08h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c
703 small optimizations to dissasemble markom 8170d 08h /or1k/tags/stable_0_2_0/or1ksim/cpu/or1k/except.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.